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Abstract 
A novel diagnosis method has been developed based on transistor operating point 
analysis. The method is worked by the way of fault logic propagation trace based on 
voltage value and the way of operation time setting of each gate circuit. The former 
way is to detect penetration current net result from fault, replace the net with 
impedance net, calculate voltage value of each node of the impedance net by OHM’s 
low, and then sequentially trace the fault logic propagation. The latter way is to set a 
standardized operation time at each gate circuit, and then, the virtual terminal is 
prepared at output point of gate unit. The proposed method makes it possible to 
detect not only signal propagation of each gate in order of time, but oscillation 
phenomenon brought by feedback fault. 
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1. Introduction 
 
Since an advanced LSI with large-scaled and multi-metal layers makes it difficult to 
detect fault portions by only physical analysis tool, fault diagnosis technology has 
been developed to assist it. Until now, diagnosis has aimed to detect irregular 
portions on connection line between cells. Recent LSI has been, however, converting 
to design surrounding, which brings the strictness of design rule and the increment of 
500 transistors or more in cell circuit, and hence transistor level diagnosis taking 
notice of intra-cell circuit has been requested. SPICE (Simulation Program with 
Integrated Circuit Emphasis) being one of representative transistor level analysis 
tools is wildly used to evaluate precisely circuit behavior. SPICE is, however, 
non-effective tool for a diagnosis expecting simple operation and short turn around 
time (TAT). 
To clean up the above problems, a effective diagnosis technology has been 
developed which is substituted for SPICE [1,2]. A simplified diagnosis procedure is 
shown in Fig. 1. The diagnosis procedure starting from fault circuit area, which has 
un-adjusted relation between IN and OUT logic detected by publicly known 
technology, takes candidate fault portions out of layout data. Each fault is embedded 
on the circuit and the relation between IN and OUT logic is studied by logic 
simulation based on voltage. The portion bringing the logic according with real fault 
logic is determined as high reliable fault portion. After that, physical analysis of each 
reliable portion is started.  
The purpose of this paper is to show the voltage based diagnosis method to trace 
fault path by transistor operating analysis. The paper consists of 5 sections. In 
section 2, the way of candidate faults detection using layout data is presented. 
Section 3 introduces a concept of the proposed diagnosis technology, detection 
procedure and device for fault path tracing. In section 4, a couple of diagnosis result 
using the proposed technology are reviewed. Section 5 concludes the paper. 
 
2. Candidate faults detection by layout data 
 
The way of candidate faults detection using layout data is presented. The detection 
of candidate fault portions embedded on the circuit is described. Two kinds of 
bridging faults are adjoining and crossed lines. These portions are easy to detect by 
layout data: DEF, LEF and Cell design data. For the selection of more reliable fault 
portions, the priority ranking is applied by using the size of the area that laps by 
expanding the line width (see Fig. 2). 
 
3. Diagnosis concept 
 
In this session, after a concept of the diagnosis procedure is presented, the detection 
way of impedance value being basic to this technology is described. One way is 
transistor dimension, and other is its operating point. Next, the detection procedure is 
presented, and finally device for fault path tracing is introduced. 
 
3.1. Diagnosis concept 
 
The diagnosis technology being assist tool of physical analysis is requested with 
easy operation and short TAT. One of simple technologies is switching level 
simulation (SLS). SLS has been wildly used to evaluate the CMOS logic which 
treats each transistor as ON/OFF switching path. One of SLS applications is 
switching path modeling treated as stuck-at fault [3,4]. Voltage rather than stuck-at 
fault value is, however, beneficial data for precise fault diagnosis, and hence a novel 
way combined SLS with voltage analysis on transistor level have been developed.  
The concept of this way is that transistor discerned as ON-switching path by SLS is 
replaced with impedance, and the circuit net composed of the transistors is replaced 
with impedance net, following which voltage of each net node is computed by 
OHM’s law. The impedance is calculated as the multiplication of the ratio of various 
transistor dimension to standard one and the ratio of the inverse of gradient value of 
various transistor operating point to one of normal operating point. 
 
3.1.1. Transistor dimension 
 
Transistor dimension formed with L (channel length) and W (channel width) is 
obtained by cell design data shown in Table 1. For the impedance detection of 
transistor with various dimension, the transistor composing Inverter gate is selected 
as standard transistor, and the ratio of L to W of the standard transistor is detected as 
normalized value. The impedance ratio of the various transistor is calculated as the 
ratio of L/W value to the normalized value. 
 
3.1.2. Transistor operating point 
 
The transistor operating point managed by gate voltage (VG) affects impedance. 
When the power supply voltage (VDD) is applied to the gate terminal, the operating 
point of N channel transistor (NchTr) and  P channel transistor (PchTr) lies in 
non-saturation and cut_off area respectively, and the inverse of the gradient value 
between the NchTr’s operating point and the origin (?VDS/?IDS) is assigned as 
NchTr’s normal impedance value. When the ground (GND), the operating point of 
NchTr and PchTr lies in cut_off and non-saturation area respectively, and the inverse 
of the gradient value between the PchTr’s operating point and the origin (?VDS/?
IDS)  is assigned as PchTr’s normal impedance value. When the middle voltage out 
of VDD or GND is applied to the gate terminal, the operating points of them are 
seated out of cut_off area and the impedance is several times larger than normal one 
 
The detection of the impedance is explained using Inverter gate. Fig. 3 shows the 
voltage transfer characteristics (VTC) of Inverter gate (see Fig. 3(a)) and the drain 
current (IDS) versus drain voltage (VDS) characteristics of NchTr and PchTr (see Fig. 
3(b)), composing the Inverter gate. The coordinate system of PchTr is displayed 
according with NchTr. The area within |dVOUT/dVIN|>1 decided by VTC curve is 
defined as middle domain (MD) with large impedance. When VA, being 
input-voltage(VIN) shown in Fig.3(a), is applied to INPUT terminal of the gate, 
PchTr operating point and NchTr are settled at point A shown in Fig.3(b). As a result, 
the PchTr’s impedance / NchTr are calculated as the inverse of gradient value 
connecting point A and the origin(VDD / 0) respectively, and the ratio of these values 
to the normal impedance value is computed.  
 
For effective diagnosis, the table of impedance ratio of MD to normal domain is 
prepared on ahead. Fig. 4 shows the relation between VTC and impedance ratio, 
computed by Inverter gate designed with 0.35μm rule. The area within 35% for VDD 
to 65% is defined as MD. The impedance ratio in the MD is classified five steps 
(2times, 3, 4, 5 and 6). The table shown in Fig. 4 denotes that PchTr / NchTr’s 
impedance ratio in the range from 35% of VDD to 42% are 2 / 6, 42% to 48% are 3 / 
5, 48% to 52% are 4 / 4, 52% to 58% are 5 / 3, and 58% to 65% are 6 / 2 
respectively. 
 
At Appendix, an example of impedance calculation is introduced. 
 
3.2. Detection procedure 
 
An impedance detection procedure depending on bridge is shown in Fig. 5. The 
circuit with miss function by bridge brings generally penetration current net. First, 
transistor with the gate terminal connected to the fault line is treated as ON-state, 
and all transistors on the penetration current net are replaced with ON-switching path 
by SLS, following which impedance value is added to the transistors. At the addition 
of impedance, the simulation is repeated to draw out the optimized relation between 
gate voltage and impedance. Next, the switching path net is replaced with impedance 
net. After that, voltage of each node on the impedance net is computed by OHM’s 
law. 
 
3.3. Device for fault path tracing[5] 
 
For fault path tracing, a virtual terminal (ViT) is prepared at output point which 
PchTr aggregate and NchTr one join. Each gate, composed of these transistors, is 
treated as one event unit of which operation time is defined as a normalized value 
“1”, and hence the logic propagation time is obtained in the total number of event 
that the logic passes through. The feedback fault circuit brought with bridge forms 
newly the penetration current net, and the gate which is connected through the 
feedback loop is treated as one event unit. When the output logic of newly event, 
brought with the feedback fault, repeats the reverse of logic synchronized with time 
progression, an oscillation of the circuit is recognized. The device makes it possible 
to detect not only signal propagation of each gate in order of time, but oscillation 
phenomenon brought by feedback fault. 
 
4. Evaluation 
 
In this session, the proposed diagnosis technology is evaluated. One is diagnosis 
precision by the comparison with SPICE, and other is unique way to detect an 
oscillation phenomenon brought by fault.  
 
4.1. Comparison with SPICE simulation 
 
Diagnosis accuracy was evaluated by using faulty Full Adder(FA) circuit with 3 
inputs (A,B,C) and 2 outputs (COUT, SOUT). Table 2 shows logic table denoting 
normal logic and abnormal one. Abnormal logic in COUT was detected in 3 of 8 
patterns which were combination with 3 input logic. SOUT was normal state. The 44 
pieces of candidate fault patterns were detected by layout data, shown in Fig. 6. Note 
that line pairs between power supply voltage (VDD or GND) and signal are not 
illustrated. Each candidate fault portions was embedded in the FA circuit. Relation 
between IN and OUT logic was detected by the simulation shown in the following 
procedure, and the fault portions were narrowed down, according with real fault 
logic. The diagnosis judged adjoining pair between Inverter (Inv) output line and 
2-INPUT NAND (2inN) output line as fault portion. Fig. 7 shows FA circuit with the 
detected bridge fault. Fig. 7(a) indicates gate level circuit image and Fig. 7(b) shows 
transistor level circuit of the detected fault area. The logic function of In1 and In2, 
being INPUT terminal, are indicated as NOT(A+B) and C respectively. 
   
When input-logic (1,1) is applied to input-terminal (In1, In2), normal circuit brings 
ON-state to N1, N3 and P2, and output(Out) does output “H” level. The circuit with 
the bridge, however, forms a penetration current net connecting from VDD to GND 
through P2 and N1, and the voltage of the line connected to P2 and N2 gate terminal 
changes from GND to middle voltage out of VDD or GND, following which a 
penetration current net pass through P2, N2 and N3 is newly formed. The transistors 
on the penetration current net are set down as ON-state, and the penetration current 
net is replaced with ON-switching path by SLS. These transistors on the path net are 
replaced with impedance net with optimized value by impedance detection way. 
After that voltage of each node on the net is computed by OHM’s law, The 
OUTPUT(Out) voltage is detected as 0.23VDD shown in Eq. 1. Note that nP2 and 
nN2 mean additional ratio for a standard value. nP1, nN1 and nN3 are approximately 
1 for normal VG. 
 
Equation (1) 
 
When input-logic (0,1), the similar way to the above diagnosis detects output value 
with 0.82VDD (see Eq.2).  
 
Equation (2) 
 
SPICE indicates that input-logic (1,1) outputs 0.25VDD and input-logic (0,1) outputs 
0.83VDD. Both result denoted same output-voltage. Fig. 8 shows test circuit 
diagnosis result and comparison with SPICE. Operation time of this way was 1/100 
times of SPICE by using SUN ULTRA 60. 
 
4.2. Oscillation phenomenon due to bridging fault 
 
Fault path tracing was evaluated by using simple circuit with four steps sequential 
Inverter gate (Inv1-Inv2-Inv3-Inv4) shown in Fig.9. Inv4 is composed of parallel 
connection inverter gates and bridging fault is formed between Inv1 output line and 
Inv4 one. Note that all of the transistors composing Inverter gate are standard type. 
 
When “L” level is applied to Input (IN), “H” level is outputted at the Inv1 output 
terminal and “L” level is at Inv4 output terminal, and the logic collision through the 
feedback loop between Inv1 output and Inv4 is generated, following which a 
penetration current net is brought by the logic collision phenomenon, and the net is 
treated as new event unit. 
 
The logic collision which brings penetration current makes OFF_state of P4 & P5 
and ON_state of P1, N4 & N5, and ON-switching path net is formed from VDD to 
GND through P1, N4 & N5 by SLS (see Fig. 10(a)).  
 
In the step before fault exposure, Gate terminal voltage is normal value (VDD or 
GND) which lies out of MD, and the transistors operation point lies in non-saturation 
area, and hence impedance value is calculated as normal value “1”. 
The ON-switching path net is replaced to impedance net, and voltage of each node is 
calculated, and hence the value of W2, being output terminal of the new event unit, 
is calculated as “1/3?VDD” shown in Eq. 3. Note that nP1, nN4 and nN5 mean 
additional ratio for a standard value. 
 
Equation (3) 
 
This value is judged as “L” because of outside of MD. The logic is propagated 
through Inv2 and Inv3, and “H” level is outputted at Inv4 terminal. Inv1 output logic 
is “H”, and hence P1, P4 & P5 are ON_state, and N4 & N5 are OFF_state. This state 
doesn’t bring logic collision and W2 value is kept to “H”level (see Fig. 10(b)). The 
above operation is repeated and the oscillation phenomenon is generated, shown in 
Fig.11. The logic propagation time is obtained in the total number of event which 
logic passes through. 
 
By the similar diagnosis method, an oscillation phenomenon of the circuit applying 
input "H" is detected. In the oscillation, logic repeats between 2/3?VDD and GND.  
The simulation result of Input logic ”L” is shown in Figure12. Time / pin / value, 
shown in Fig.12, means event number / transistor drain or line name / logic value 
(1,0,H,L,Z) respectively. Time 1 to 3 shows logic initializing state. From time 4, 
diagnosis is started. At time 5 and 17, the logic collision is indicated, and at time 11 
shows normal state. The oscillation phenomenon is repeated to each 3 event_times. 
Note that “W” being line name without operation time, doesn’t be counted as event 
time. 
 
5. Conclusion 
 
For fault path tracing, diagnosis technology has been developed with transistor 
operating analysis. The method is worked by voltage based fault simulation and 
delay time setting of each gate. The comparison of this way with SPICE indicated an 
approximately same diagnosis result. Operation time of this way was 1/100 times of 
SPICE. The proposed method makes it possible to detect not only path trace, but 
oscillation phenomenon brought by feedback fault. The detected doubtful portions 
are quickly applied to physical analysis. 
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Appendix 
 
An example of impedance detection is presented using cell design data shown in 
table 1. MN5 (NchTr) with L/W= 0.1μ/1.20μ and MP5 (PchTr) with L/W= 
0.1μ/1.92μ composing Inverter gate are selected as standard transistor. Considering 
MN3 (NchTr) with L/W= 0.1?/0.45μ, the L/W value ratio of MN3 to standard 
transistor MN5 is calculated as 2.67 (see Eq. 4). 
 
MN3?0.1?/0.45???MN5?0.1?/1.20??=2.67   (4) 
 
When 0.46VDD voltage is applied to MN3 gate terminal (VIN=NchTr’s VG), shown 
in Fig.4, the impedance ratio of the MN3 operating domain to normal operating 
domain is detected as 5 times. The impedance is, as a result, calculated as 13.33, 
being the multiplication of the ratio of L/W value and the ratio of impedance value 
led by operating point (see Eq.5). 
 
2.67?additional ratio(5) =13.33   (5) 
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Figure Caption 
 
Fig. 1. Simplified diagnosis procedure 
Fig. 2. Two kinds of candidate bridging faults 
Fig. 3. VTC(a) and VDS-IDS(b) curve of Inverter gate. 
Fig. 4. Relation between VTC and impedance ratio table 
Fig. 5. Diagnosis procedure for bridge 
Fig. 6. Full adder circuit layout images 
(a)Gate level images   (b)Transistor level images     
Fig. 7. Full adder circuit with the bridge fault 
Fig. 8. Diagnosis result and comparison with SPICE 
(P1?N5: Transistor name, W0?W2: line name) 
Fig.9. Four steps sequential Inverter gate 
Fig. 10. Oscillation phenomenon 
Fig. 11. Time chart with oscillation phenomenon 
Fig. 12. Simulation result  
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Table 2. Logic table 
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equation
TransisitorS ource Gate Drain Base Type L W
MN1 A000001 P01 R01 GND NMO S L=0.10μ W=0.45μ
MN2 GND R01 A000001 GND NMO S L=0.10μ W=0.45μ
MP1 A000002 P02 R01 VDD PMO S L=0.10μ W=0.72μ
MP2 VDD R02 A000002 VDD PMO S L=0.10μ W=0.72μ
MN3 A000003 P02 Q 02 GND NMO S L=0.10μ W=0.45μ
MN4 GND Q 01 A000003 GND NMO S L=0.10μ W=0.45μ
MP3 A000004 P01 Q 02 VDD PMO S L=0.10μ W=0.72μ
MP4 VDD Q 01 A000004 VDD PMO S L=0.10μ W=0.72μ
MN5 GND Q 01 A000007 GND NMO S L=0.10μ W=1.20μ
MP5 VDD Q 01 A000007 VDD PMO S L=0.10μ W=1.92μ
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